SPECIFICATION FOR LCD MODULE

Model No. <u>TM0245AKCWF</u>

Prepared by:	Date:
Checked by :	Date:
Verified by :	Date:
Approved by:	Date:

TIANMA MICROELECTRONICS CO., LTD

Ver. 1.1

REVISION RECORD


Date	Ver.	Ref. Page	Revision No.	Revision Items


1. General Specifications:

1.2 Display color*1:Display color:4K COLORBackground*2:Black (Red, Green, Blue dots are off state)1.3 Polarizer mode:Transflective/Negative1.4 Viewing Angle:6:001.5 Driving Method:1/97 Duty 1/8 Bias
Background*2:Black (Red, Green, Blue dots are off state)1.3 Polarizer mode:Transflective/Negative1.4 Viewing Angle:6:00
1.3 Polarizer mode:Transflective/Negative1.4 Viewing Angle:6:00
1.4 Viewing Angle: 6:00
1.5 Driving Method: 1/97 Duty 1/8 Bias
1.6 Backlight Type: LED (2 LAMPS)
Backlight Color: WHITE
1.7 Controller: AR3301-09
1.8 Data Transfer: Parallel
1.9 Operating Temperature: $-20 \sim +70$
Storage Temperature: $-30 \sim +80$
1.10 Power Supply Voltage: VDD=2.65V
1.11 LCD Operating Voltage: VLCD=9.75V
1.12 Outline Dimensions: Refer to outline drawing on next page
1.13 Dot Matrix: 128 × 3 (RGB) × 128 Dots
1.14 Dot Size: $0.215(R+G+B) \times 0.215(mm^2)$
1.15 Dot Pitch: $0.225 \times 0.225 \text{ (mm^2)}$
1.16 Weight: TBD^{*3}

*¹ Color tone is slightly changed by temperature and driving voltage.
*² Color tone will be changed by backlight.
*³ TBD: To Be Determined.

2. Outline Drawing





3. Absolute Maximum Ratings

Ta=25

Item	Symbol	Min.	Max.	Unit	Remark
Power Supply Voltage	Vdd - Vss	-0.3	+4.0	v	
LCD Driving Voltage	VLCD	TBD	+20.0	v	
Operating Temperature Range	Тор	-20	+70		No
Storage Temperature Range	Тѕт	-30	+80		Condensation

4. Electrical Specifications and Instruction Code

4.1 Electri	ical chara	acteristics		Vs	s= <mark>0V</mark> , Ta=2	25
Iten	n	Symbol	Min.	Тур.	Max.	Unit
Supply V (Log	-	VDD-VSS	2.8	3	3.3	V
Supply V	oltage	Vee	-	2.65	-	V
Supply V (LCD D	-	Vlcd	-	9.75	-	V
Input	High	V _{IH} (V _{DD} =3.0)	$0.8V_{DD}$	-	V _{DD}	V
Signal Voltage	Low	V _{IL} (V _{DD} =3.0)	0	-	0.2 V _{DD}	V
Supply c (Log		I _{DD} (V _{DD} - V _{SS} =3.0V)	-	TBD	-	mA
Operating	current	I _{op}	-	TBD	-	mA
Supply V (LEI	-	V _{LED}	-	5	-	V
Supply c (LEI		I _{LED}	-	30.0	40	mA

4.2 Interface Pin Funtion

Pin No.	Symbol	Description
1	VEE	VEE level pin for LCD boost driving
2	VDD	VDD level pin for logic driving
3	SEL68	CPU inter face selection port
4	Vss	Ground level pin
5	/RD(E)	Read control input pin
6	D7	
7	D6	
8	D5	
9	D4	
10	D3	Data bus
11	D2	
12	D1	
13	D0	
14	/CS	Chip select input pin for main LCD
15	RS	Register select pin
16	/RESB	Reset signal input pin
17	/WR	Write control input pin
18	VSS	Ground level pin
19	CA_LED	LED back light for main LCD(Cathode)
20	CA_LED	LED back light for main LCD(Cathode)
21	AN_LED	All LED back light(Anode)

Data Write to Display RAM and Control Register


The data write to display RAM and Control Register use almost same procedure.. It is determined by the state of RS.

RS="L": display RAM data

RS="H": control register data


Incase of the 80-damily MPU, the data is written at the rising edge of WRB. In case of the 68-family MPU, the data is written at the falling edge of signal E.

Data write operation



Internal Register Read

In case of display RAM read operation ,need dummy read one time. The designated address data are not output to the read operation immediately after the address set to AX or AY register, but Dummy read is always required one time after address set and writer cycle.



4.4 Instruction code

Control	Register	Table ((Bank 0)	
00111101	regioter	10010	Danne of	

	Pin	s(fo	r 80	80-family) & Bank Address & Code												
Control Register	CSB	RS	WRE	RDB	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	Function
X Address															-	Set of X direction Address
(Lower nibble) [0H]	0	1	0	1	0	0	0	0	0	0	0	AX3	AX2	AX1	AX0	in display RAM
X Address																Set of X direction Address
(Upper nibble) [1H]	0	1	0	1	0	0	0	0	0	0	1	AX3	AX2	AX1	AX0	in display RAM
Y Address																Set of Y direction Address
(Lower nibble) [2H]	0	1	0	1	0	0	0	0	0	1	0	AY3	AY2	AY1	AY0	in display RAM
Y Address	1. A.						1	66			1					Set of Y direction Address
(Upper nibble) [3H]	0	1	0	1	0	0	0	0	0	1	1	AY7	AY6	AY5	AY4	in display RAM
Display start address						1										Set address of display RAM
(Lower nibble) [4H]	0	1	0	1	0	0	0	0	1	0	0	LA3	LA2	LA1	LA0	
Display start address							200	2-2	-	j,		1				Set address of display RAM
(Upper nibble) [5H]	0	1	0	1	0	0	0	0	1	0	1	LA7	LA6	LA5	LA4	making common starting line display
n-line alternation	1.00							1.00				1			1000	Set the number of alternated
(Lower nibble) [6H]	0	1	0	1	0	0	0	0	1	1	0	N3	N2	N1	NO	reverse line
n-line alternation							1.000	10-1.			-					Set the number of alternated
(Upper nibble) [7H]	0	1	0	1	0	0	0	0	1	1	1	N7	N6	N5	N4	reverse line
Display control (1)												SHI		ALL	ON/	SHIFT0: Select order direction.
[8H]																MON: Select Monochrome/gradation ALLON: All display ON
loui	0	1	0	1	0	0	0	1	0	0	0	FTO	MON	ON	OFF	ON/OFF: Display ON/OFF control
Display control (2)								1.1						SW		REV: Display normal/reverse
(OLU		- 23	1923	232		1.50		100	0.22	7035	3870	1000		1.000		NLIN: n line reverse control SWAP: Display data swapping
[9H]	0	1	0	1	0	0	0	1	0	0	1	REV	NLIN	AP	REF	REF: Segment normal/reverse
Increment control																WIN: Select window,
TALK.	1	2	- 20	1.2	S. 1	<u></u>	<u>_</u>		20	2	1					AIM: Select increment mode AYI:Y increment, AXI:X increment
[AH]	0	1	0	1	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	
Power control												AMP	HA	DC		AMPON: Internal AMP. ON
[BH]																HALT: Power saving DCON: Boosting circuit ON
[DH]	0	1	0	1	0	0	0	1	0	1	1	ON	LT	ON	ACL	ACL: Resetting
LCD Duty Ratio		23						6 - A					12 - 28	S. 19	5 - 5	Set LCD drive duty ratio
[CH]	0	1	0	1	0	0	0	1	1	0	0	DS3	DS2	DS1	DS0	
Booster																Set number of boosting step for
[DH]	0	1	0	1	0	0	0	1	1	0	1	**	VU2	VU1	VU0	booster circuit
Bias ratio control													1			Set bias ratio
[EH]	0	1	0	1	0	0	0	1	1	1	0	*	B2	B1	B0	for LCD driving voltage
Register Access Control												TS				TST0: for LSI test, must set to "0"
(FH)	0	1	0	1	0/1	0/1	0/1	1	1	1	1	TO	RE2	RE1	RE0	RE: set register bank number

Note: The "* mark means "don't care". Parentheses [] shows address for control register.

	Pin	s(fo	r 80	-fam	nily)	& B	ank			Add	ress	\$ & (Code	Э		
Control Register	CSB	RS	WRB	RDB	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	DO	Function
Gradation palette A0/A8					1.12					3		PA03/	PA02/	PA01	PAGO	Set the number of Gradation
(Lower nibble) [0H]	0	1	0	1	0	0	1	0	0	0	0	PA83	PA82	PA81	PABO	Palette A0(PS=0)/A8(PS=1)
Gradation palette A0/A8															PA04/	Set the number of Gradation
(Upper nibble) [1H]	0	1	0	1	0	0	1	0	0	0	1	***	**	**	PA84	Palette A0(PS=0)/A8(PS=1)
Gradation palette A1/A9					1					S	1.1	PA13/	PA12/	PA11	PA10/	Set the number of Gradation
(Lower nibble) [2H]	0	1	0	1	0	0	1	0	0	1	0	PA93	PA92	PA91	PA90	Palette A1(PS=0)/A9(PS=1)
Gradation palette A1/A9					1.1										PA14/	Set the number of Gradation
(Upper nibble) [3H]	0	1	0	1	0	0	1	0	0	1	1	**	**	浙	PA94	Palette A1(PS=0)/A9(PS=1)
Gradation palette A2/A10		1			2 2	- î			1	8	< 11 1	PA23/	PA22/	PA21	PA20/	Set the number of Gradation
(Lower nibble) [4H]	0	1	0	1	0	0	1	0	1	0	0	PA103	PA102	PA101	PA100	Palette A2(PS=0)/A10(PS=1)
Gradation palette A2/A10															PA24/	Set the number of Gradation
(Upper nibble) [5H]	0	1	0	1	0	0	1	0	1	0	1	38	38	※	PA104	Palette A2(PS=0)/A10(PS=1)
Gradation palette A3/A11					1.1					÷		PA33/	PA32/	PA31	PA30/	Set the number of Gradation
(Lower nibble) [6H]	0	1	0	1	0	0	1	0	1	1	0	PA113	PA112	PA111	PA110	Palette A3(PS=0)/A11(PS=1)
Gradation palette A3/A11															PA24/	Set the number of Gradation
(Upper nibble) [7H]	0	1	0	1	0	0	1	0	1	1	1	厥	*	*	PA114	Palette A3(PS=0)/A11(PS=1)
Gradation palette A4/A12										1		PA43/	PA42/	PA41.	PA40/	Set the number of Gradation
(Lower nibble) [8H]	0	1	0	1	0	0	1	1	0	0	0	PA123	PA122	PA121	PA120	Palette A4(PS=0)/A12(PS=1)
Gradation palette A4/A12										S	0.00				PA44/	Set the number of Gradation
(Upper nibble) [9H]	0	1	0	1	0	0	1	1	0	0	1	*	*	※	PA124	Palette A4(PS=0)/A12(PS=1)
Gradation palette A5/A13												PA53/	PA52/	PA51	PA50/	Set the number of Gradation
(Lower nibble) [AH]	0	1	0	1	0	0	1	1	0	1	0	PA133	PA132	PA131	PA130	Palette A5(PS=0)/A13(PS=1)
Gradation palette A5/A13						1				-					PA54/	Set the number of Gradation
(Upper nibble) [BH]	0	1	0	1	0	0	1	1	0	1	1	*	豪	※	PA134	Palette A5(PS=0)/A13(PS=1)
Gradation palette A6/A14					1					1		PA63/	PA62/	PA61	PAGO	Set the number of Gradation
(Lower nibble) [CH]		1	0	1	0	0	1	1	1	0	0	PA143	PA142	PA141	PA140	Palette A6(PS=0)/A14(PS=1)
Gradation palette A6/A14					11-27 1	- î				÷					PA64/	Set the number of Gradation
(Upper nibble) [DH]	0	1	0	1	0	0	1	1	1	0	1	薮	蒌	- 26	PA144	Palette A6(PS=0)/A14(PS=1)
Register Access Control												TS				TST0: for LSI test, must set to *0"
(FH)	0	1	0	1	0/1	0/1	0/1	1	1	1	1	TO	RE2	RE1	RE0	RE: set register bank number

Table (Deals 4)

Note: The "%" mark means "don't care". Parentheses [] shows address for control register.

	Pir	ns(fo	or 80	-fan	nily)	& B	ank		. 1	Add	ress	\$ & (Code	Э	20 12	
Control Register	CSE	RS	WRE	RDB	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	Function
Gradation palette A7/A15												PA73	PA72/	PA71	PA70/	Set the number of Gradation
(Lower nibble) [0H]	0	1	0	1	0	1	0	0	0	0	0	PA153	PA152	PA15	PA150	Palette A7(PS=0)/A15(PS=1)
Gradation palette A7/A15				1.1			1								PA74/	Set the number of Gradation
(Upper nibble) [1H]	0	1	0	1	0	1	0	0	0	0	1	巡	*	派	PA154	Palette A7(PS=0)/A15(PS=1)
Gradation palette B0/B8	÷											PB03	PB02	P801	PB00/	Set the number of Gradation
(Lower nibble) [2H]	0	1	0	1	0	1	0	0	0	1	0	PB83	PB82	P881	PB80	Palette B0(PS=0)/B8(PS=1)
Gradation palette B0/B8											-				PB04/	Set the number of Gradation
(Upper nibble) [3H]	0	1	0	1	0	1	0	0	0	1	1	*	*	*	PB84	Palette B0(PS=0)/B8(PS=1)
Gradation palette B1/B9				<u></u>								PB13	PB12/	PB11	PB10/	Set the number of Gradation
(Lower nibble) [4H]	0	1	0	1	0	1	0	0	1	0	0	PB93	PB92	PB91	PB90	Palette B1(PS=0)/B9(PS=1)
Gradation palette B1/B9															PB14/	Set the number of Gradation
(Upper nibble) [5H]	0	1	0	1	0	1	0	0	1	0	21	※	*	*	PB94	Palette B1(PS=0)/B9(PS=1)
Gradation palette B2/B10												10000	PB22/	E	PB20/	Set the number of Gradation
(Lower nibble) [6H]	0	1	0	1	0	1	0	0	1	1	0	PB10	PB10	PB10	PB100	Palette B2(PS=0)/B10(PS=1)
Gradation palette B2/B10		-									÷				PB24/	Set the number of Gradation
(Upper nibble) [7H]	0	1	0	1	0	1	0	0	1	1	1	*	徽	豪	PB104	Palette B2(PS=0)/B10(PS=1)
Gradation palette B3/B11		-										PB33	PB32	PB31	PB30/	Set the number of Gradation
(Lower nibble) [8H]	0	1	0	1	0	1	0	4	0	0	0	PB113	PB112	PB11	PB110	Palette B3(PS=0)/B11(PS=1)
Gradation palette B3/B11		-	-		-	- 10			-		1997	-			PB24/	
(Upper nibble) [9H]	0	1	0	1	0	1	0	1	0	0	1	*	*	*	PB114	Palette B3(PS=0)/B11(PS=1)
Gradation palette B4/B12		-										PB43	PB42	PB41	PB40/	Set the number of Gradation
(Lower nibble) [AH]		1	0	1	0	1	0	9	0	4	0	PB123	- FC-		PB120	Palette B4(PS=0)/B12(PS=1)
Gradation palette B4/B12	-	+ '	-	<u> </u>	<u>۲</u>	-						Diz.	2	1	PB44/	Set the number of Gradation
(Upper nibble) [BH]	£	1	0	1	0	1	0	4	0	1	ા	*	*	*	PB124	
Gradation palette B5/B13		1	-	-	-		Ť	-		-	1.1				PB50/	Set the number of Gradation
30 C		1.4		3.9					-		-		. A.L.	1		
(Lower nibble) [CH]		1	0	1	0	1	0	1	1	0	0	PB133	2	1	PB130	Palette B5(PS=0)/B13(PS=1)
Gradation palette B5/B13		37	- 93	23	3	- 25	223	20	32	222	55	33	1328	1253	PB54/	Set the number of Gradation
(Upper nibble) [DH]	0	1	0	1	0	1	0	1	1	0	1	豪	*	*	PB134	Palette B5(PS=0)/B13(PS=1)
Register Access Control												TS		-		TST0: for LSI test, must set to "0"
[FH]	0	1	0	1	0/1	0/1	0/1	1	1	1	1	TO	RE2	RE1	RE0	RE: set register bank number

Note: The "se" mark means "don't care".

Parentheses [] shows address for control register.

Control Register									-						-	
							ank	-					Code		1.00	12 16
Control Register		RS	WRB	RDB	RE2	RE1	RE0	D7	D6	D5	1.7		D2			Function
Gradation palette B6/B14					-								P862			Set the number of Gradation
(Lower nibble) [0H]	0	1	0	1	0	1	1	0	0	0	0	PB143	PB14 2	PB14	PB140	Palette B6(PS=0)/B14(PS=1)
Gradation palette B6/B14											1				PB64/	Set the number of Gradation
(Upper nibble) [1H]		1	0	1	0	1	1	0	0	0	1	※	※	澯	PB144	
Gradation palette B7/B15		n n			1				1				1.1	1.1	PB70/	Set the number of Gradation
(Lower nibble) [2H]	0	1	0	1	0	1	1	0	0	1	0	PB153	PB63 2	PB15	PB150	Palette B7(PS=0)/B15(PS=1)
Gradation palette B7/B15		Č., 1				1				Ĩ.,				2000 100000	P874/	Set the number of Gradation
(Upper nibble) [3H]		1	0	1	0	1	1	0	0	1	1	蒸	*	薬	PB154	. , , , ,
Gradation palette C0/C8		12-22									2-3	PC03	PC02	PC01	PC00	Set the number of Gradation
(Lower nibble) [4H]		1	0	1	0	1	1	0	1	0	0	PC83	PC82	PC81	PC80	
Gradation palette C0/C8		2000									94-11 1			÷	PC04	Set the number of Gradation
(Upper nibble) [5H]	0	1	0	1	0	1	1	0	1	0	1	36	365		PC84	Palette C0(PS=0)/C8(PS=1)
Gradation palette C1/C9						1	1				e=2	PC13	PC12/	PC11	PC10	Set the number of Gradation
(Lower nibble) [6H]	0	1	0	1	0	1	1	0	1	1	0	PC93	PC92	PC91	PC90	Palette C1(PS=0)/C9(PS=1)
Gradation palette C1/C9											19-11			8	PC14	Set the number of Gradation
(Upper nibble) [7H]	0	1	0	1	0	1	1	0	1	1	1	-6	4		PC94	Palette C1(PS=0)/C9(PS=1)
Gradation palette C2/C10									-		12-11	PC23	PC22/	PC21	PC20	Set the number of Gradation
(Lower nibble) [8H]	0	1	0	1	0	1	1	1	0	0	0	PC10	PC10	PC10	PC10	Palette C2(PS=0)/C10(PS=1)
Gradation palette C2/C10													<u> </u>	-	PC24	Set the number of Gradation
(Upper nibble) [9H]	0	1	0	1	0	1	1	1	0	0	1	*	- X2	**	PC10	Palette C2(PS=0)/C10(PS=1)
Gradation palette C3/C11				-						1.2.5		PC33	PC32	PC31	PC30	Set the number of Gradation
(Lower nibble) [AH]		1	0	1	0	1	1	1	0	1	0	/ PC113	PC11	PC11	/ PC110	Palette C3(PS=0)/C11(PS=1)
Gradation palette C3/C11		-			-		-	-			. *		2	-	PC24	Set the number of Gradation
(Upper nibble) [BH]	100	1	0	1	0	1	1	1	0	1	1	*	*	266	PC114	Palette C3(PS=0)/C11(PS=1)
Gradation palette C4/C12			-		-		-	-		-	-				PC40	Set the number of Gradation
(Lower nibble) [CH]	E	1	0	1	0	1	1	- 1 2	a .	0	0	PC12	PC12	PC12	PC12	Palette C4(PS=0)/C12(PS=1)
Gradation palette C4/C12		-	~		L.		-			~	~	3	2	1	PC44	Set the number of Gradation
(Upper nibble) [DH]	· · · · ·	1	0	1	0	1	1	1	1	0	Ŷ.	*	*	*	PC12	
Register Access Control				-	Ť					<u> </u>		TS	.0.00	.035	4	TST0: for LSI test, must set to "0"
[FH]	0	1	0	1	0/1	0/1	0/1	1	1	1	1	TO	RE2	RE1	RE0	RE: set register bank number

Control Register Table (Bank 3)

Note: The "*" mark means "don't care".

Parentheses [] shows address for control register.

s	Pin	s(fo	r 80	-fan	hily)	& B	ank		- 8	Add	ress	\$ & (Code	Э	- 23	
Control Register							RE0	D7		D5	_		D2	_	D0	Function
Gradation palette C5/C13			-									PC53	PC52	PC51	PC50	Set the number of Gradation
(Lower nibble) [0H]	0	1	0	1	1	0	0	0	0	0	0	PC13	PC13	PC13	PC13	Palette C5(PS=0)/C13(PS=1)
Gradation palette C5/C13		1									-	Ű			PC54	Set the number of Gradation
(Upper nibble) [1H]	0	1	0	1	1	0	0	0	0	0	1	*	骇	被	PC13	Palette C5(PS=0)/C13(PS=1)
Gradation palette C6/C14		-										PC63	PC62	PC61	PC60	Set the number of Gradation
(Lower nibble) [2H]	0	1	0	1	1	0	0	0	0	1	0	PC14	PC14	PC14	PC14	Palette C6(PS=0)/C14(PS=1)
Gradation palette C6/C14															PC64	Set the number of Gradation
(Upper nibble) [3H]	0	1	0	1	1	0	0	0	0	15	1	*	*	*	PC14	Palette C6(PS=0)/C14(PS=1)
Gradation palette C7/C15				-					-			PC73	PC72	PC71	PC70	Set the number of Gradation
(Lower nibble) [4H]	0	1	0	1	1	0	0	0	1	0	0	PC15	PC15	PC15	PC15	Palette C7(PS=0)/C15(PS=1)
Gradation palette C7/C15															PC74	Set the number of Gradation
(Upper nibble) [5H]	0	1	0	1	1	0	0	0	1	0	1	\$	*	*	PC15	Palette C7(PS=0)/C15(PS=1)
Display start common [6H]	0	1	0	1	1	0	0	0	1	1	0	SC3	SC2	SC1	SCO	Set Common Driver Start Line
Display control [7H]	0	1	0	1	1	0	0	0	1	1	1	IL.	DVSE	DSE	SON	IL:Interlace scanning SON:Output control (LP.FLM.M.CLK) DSE:duty select 0:even,1:odd DVSE:divider ratio (1/96,97duty)
Display Select Control [8H]	0	1	0	1	1	0	0	1	0	0	0	PWM	C256	1000	FDC 0	PWM : gradation mode select C256 : 256 color, FDC : booster clock control
RAM Data length Set [9H]	0	1	0	1	1	0	0	1	0	0	1	нsw	ABS	скз	WLS	HSW : RAM access ABS : selection of 12bit data CKS:osclation circuit WLS:Set data length on RAM access
Electronic Volume	0	1	0	1	4	0	0	1	0	1	0	DUD	DVO	DV4	DV0	Set Electronic Volume Register (lower code)
(Lower nibble) [AH] Electronic Volume	U			· ·	<u>+'</u>	0	0		0	- 1	U	043	072	DVI	000	Set Electronic Volume
(Upper nibble) [BH]	0	1	0	1	1	0	0	1	0	1	1	*	DV6	DV5	DV4	
Register read address			0			0		1	1		0		DAG	DAI		Set Register Address for read
[CH] Select Rf	0	1	0	1	1	0	0	1	1	0	U	RAJ	RAZ	RAI	RA0	Select Rf ratio of OSC circuit
[DH]	0	1	0	1	1	0	0	1	1	0	1	*	RF2	RF1	RF0	ester in faile of eee of out
Discharge control [EH]	0	1	0	1	1	0	0	1	1	1	0	*	*	DIS 2	DIS	DIS:Discharge capacitance of V0,V1,V2,V3,V4 Pins DIS2:Discharge capacitance of VOUT Pins
Register Access Control [FH]	0	1	0	1	0/1	0/1	0/1	1	1	1	1	TS TO	RE2	RE1	RE0	TST0: for LSI test, must set to "0" RE: set register bank number

----.....

Note: The "&" mark means "don't care".

Parentheses [] shows address for control register.

	Pin	ns(fo	r 80	-fan	nily)	& B	ank		1	Add	ress	\$ & (Code	е		
Control Register	CSE	RS	WRB	RDB	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	Function
Window X End Address	1			- ×		·	2.0		2	9 B			87 8		8	Set X end address for
(Lower nibble) [0H]	0	1	0	1	1	0	1	0	0	0	0	EX3	EX2	EX1	EX0	window function access
Window X End Address (Upper nibble) [1H]		1	0	1	1	0	1	0	0	0	1	EX7	EX6	EX5	EX4	Set X end address for window function access
Window Y End Address																Set Y end address for
(Lower nibble) [2H]	0	1	0	1	1	0	1	0	0	1	0	EY3	EY2	EY1	EY0	window function access
Window Y End Address (Upper nibble) [3H]		1	0	1	1	0	1	0	0	1	1	EY7	EY6	EY5	EY4	Set Y end address for window function access
Start Address for line	-	<u> </u>	-		-	-	-		-	-	-					Set start line for line reverse display
reverse (Lower nibble) [4H]	0	1	0	1	1	0	1	0	1	0	0	LS3	LS2	LS1	LS0	
Start Address for line reverse (Upper nibble) [5H]		1	0	1	1	0	1	0	1	0	1	LS7	LS6	LS5	LS4	Set start line for line reverse display
End Address for line		-														Set end line for line reverse display
reverse (Lower nibble) [6H]	0	1	0	1	1	0	1	0	1	1	0	LE3	LE2	LE1	LE0	
End Address for line																Set end line for line reverse display
reverse (Upper nibble) [7H]	0	1	0	1	1	0	1	0	1	1	1	LE7	LE6	LE5	LE4	19 (19 (19 (19 (19 (19 (19 (19 (19 (19 (
Line reverse control [8H]	0	1	0	1	1	0	1	1	0	0	0	*	-92	вт	LR EV	BT: Reverse type select LREV: Line reverse control
Select Address for special Segment [9H]	0	1	0	1	1	0	1	1	0	0	1	*	*	DMY	PS	DMY: Select address for special segmen driver. PS :Pallet select upper/lower
PWM mode control [AH]	0	1	0	1	1	0	1	া	0	1	0	PWM G1	PWM G0	PWM R1	PWM R0	PWM mode select
PWM mode control [BH]	0	1	0	1	1	0	1	1	0	1	1	SHI FT2	SHI FT1	PWM 81	PWM B0	PWM mode select
Bias level V1control [CH]	0	1	0	1	1	0	1	1	1	0	0	VS W1	BV 12	BV 11	BV 10	V1 level adjustment
Bias level V4 control [DH]	0	1	0	1	1	0	1	1	1	0	1	VS W4	BV 42	BV 41	BV 40	V4 level adjustment
V1,V4 bias control [EH]	0	1	0	1	1	0	1	শ	া	1	0	BST	BPS	BP	BUP	Bias V1,V4 control
Register Access Control [FH]	0	1	0	1	0/1	0/1	0/1	1	1	1	1	TS TO	RE2	RE1	RE0	TST0: for LSI test, must set to "0" RE: set register bank number

Note: The "%" mark means "don't care". Parentheses [] shows address for control register.


Control Register Table (Bank 6)


New 17 473220 (1990)								ank				ress					
Control Register	9	CSB	RS	WRB	RDB	RE2	RE1	RE0	D7	D6	D5	D4	D3	D2	D1	D0	Function
RGB arrangement		7.1			6 - P						1			111			Set RGB arrangement
	[1H]	0	1	0	1	1	0	1	0	0	0	1	S2	S1	S0	asi	

5. Optical Characteristics


5.1 Optica	l Charac	eteristics			,	Vlcd=9.7	75V T	a=25	
Iten	1	Symbol	Cond	lition	Min.	Тур.	Max.	Unit	
Viewing	Angle	\boldsymbol{q}_x	C 2	$\boldsymbol{q}_{y}=0^{\circ}$		-30~+45		Deg	
viewing	Viewing Angle		Cr=2	$\boldsymbol{q}_{x}=0^{\mathrm{o}}$		-45~+45			
Contrast Ratio		Cr		$= 0^{\circ}$ $= 0^{\circ}$	15	-			
Response	Turn on	Ton	$oldsymbol{q}_x = 0^{ m o}$ $oldsymbol{q}_y = 0^{ m o}$		-	-	200	ms	
Time	Turn off	Toff			-	-	100	1115	
	Red	Х		= 0 [°]	-	0.368	-		
	Keu	у	$oldsymbol{q}_y$:	= 0°	-	0.291	-		
Calar	Green	Х		$=0^{\circ}$	-	0.286	-		
Color Of CIE	Olceli	У	$oldsymbol{q}_y$:	= 0°	-	0.383	-	+0.04	
Coord- inate	Blue	Х		= 0 [°]	-	0.184	-	±0.04	
	Diuc	у	$oldsymbol{q}_y$:	= 0°	-	0.190	-		
	White	Х	$q_x =$	= 0 [°]	-	0.281	-		
	winte	у	q _y :	= 0°	-	0.304	-		


5.2 Definition of Optical Characteristics5.2.1 Definition of Viewing Angle






Bottom





5.2.3 Definition of Response time



Measuring Condition:

1) Operating Voltage:9.75V 2) Frame frequency: 70Hz

5.3 Brightness Characteristic

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Brightness	Вр	Ta=25 ±3	80	-	-	cd/m^2
Uniformity	Вр	30-80%RH	70	-	-	%

Note:

- 1. The data is measured after LEDs are turned on for 5 minutes.
- 2. Testing conditions LED : VLED=3.5 V (DC)

LCD: All dots are on (White color)

- 3. Brightness in the center of the LCD panel.
- 4. Definition of Uniformity (Bp)

 $Bp = Bp (Min.) / Bp (Max.) \times 100 (\%)$

Bp (Max.) = Maximum brightness in 9 measurement spots

Bp (Min.) = Minimum brightness in 9 measurement spots

6. Reliability

6.1	Content	of	Reliability	Test
-----	---------	----	-------------	------

6.1 0	Content of Reliability	y Test	Ta=25		
No.	Test Item	Content of Test	Test condition		
1	High Temperature Storage	Endurance test applying the high storage temperature for a long time	80 ±2 240H Restore 4H at 25		
2	Low Temperature Storage	Endurance test applying the low storage temperature for a long time	-30 ±2 240H Restore 4H at 25		
3	High Temperature Operation	Endurance test applying the electric stress (voltage & current) and the thermal stress to the element for a long time	70 ±2 240H Restore 4H at 25		
4	Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time	-20 ±2 240H Restore 4H at 25		
5	High Temperature /Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time	70 ±2 90% RH 240H Restore 4H at 25		
6	Temperature Cycle	Endurance test applying the low and high temperature cycle -30 25 80 25 30min 5min 30min 5min 1 cycle	-30 /80 10 cycles Restore 4H at 25		
7	Vibration Test (package state)	Endurance test applying the vibration during transportation	10Hz~150Hz, 100m/s ² , 120min		
8	Shock Test (package state)	Endurance test applying the shock during transportation	Half- sine wave, 300m/s ² , 18ms		
9	Atmospheric Pressure Test	Endurance test applying the atmospheric pressure during transportation by air	25kPa 16H Restore 2H		

6.2 Failure Judgment Criterion

Criterion			T	est	Iter	n N	о.			Failure Judgement Criterion
Item	1	2	3	4	5	6	7	8	9	Panule Judgement Chterion
Basic Specification	v	v	v	v	v	v	v	v	v	Out of the basic Specification
Electrical specification	v	v	v	v	v					Out of the electrical specification
Mechanical Specification							v	v		Out of the mechanical specification
Optical Characteristic	v	v	v	v	v	v			v	Out of the optical specification
Note	Fo	For test item refer to 7.1								
Remark	Basic specification = Optical specification + Mechanical specification									

7. Quality Level

Examinatio	At T _a =25			Inspect	tion		
n or Test	(unless otherwise stated)	Min	Max	Unit	IL	AQL	
External Visual Inspection	Under normal illumination and eyesight condition, the distance between eyes and LCD is 25cm.	See	e Appe	ndix A	Π	Major 1.0 Minor 2.5	
Display Defects	Under normal illumination and eyesight condition, display on inspection.	See	e Appe	ndix B	II	Major 1.0 Minor 2.5	
Note: Major defects: Open segment or common, Short, Serious damages, Leakage Miner defects: Others Sampling standard conforms to GB2828							

8. Precautions for Use of LCD Modules

8.1 Handling Precautions

8.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

8.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

8.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

- 8.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 8.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:
 - Isopropyl alcohol
 - Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- 8.1.6 Do not attempt to disassemble the LCD Module.
- 8.1.7 If the logic circuit power is off, do not apply the input signals.
- 8.1.8 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - a. Be sure to ground the body when handling the LCD Modules.
 - b. Tools required for assembly, such as soldering irons, must be properly ground.
 - c. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - d. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

- 8.2 Storage precautions
- 8.2.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
- 8.2.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature :0~ 40Relatively humidity:80%

- 8.2.3 The LCD modules should be stored in the room without acid, alkali and harmful gas.
- 8.3 The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.

Appendix A

Inspection items and criteria for appearance defects

Items	Contents	Criteria				
Leakage		Not permitted				
Rainbow		According to	the lin	nit specimen		
	Wrong polarizer attachment	Not permitted				
Polarizer	Bubble between	Not counted		Max. 3 defects al	lowed	
	polarizer and glass	¢<0.3mm		0.3mm ø 0.5r	nm	
	Scratches of polarizer	According to the limit specimen				
Black spot		Not counted Max. 3		. 3 spots allowed		
(in viewing area)		X<0.2mm	0.2m	m X 0.5mm	Max. 3	
	α	X=(a+b)/2	spots (lines)			
Black line (in viewing		Not counted	Max	. 3 lines allowed	allowed	
area)	d b	a<0.02mm	0.02	mm a 0.05mm b 2.0mm		
Progressive cracks		Not permitted				

Appendix A

Items	Contents				Criteria		
	Cracks on pads	a	b	1	С	Max. 2	
		3mm	V	V/5	T/2	cracks allowed	
		2mm	V	V/5	T/2 <c<t< td=""><td>anowed</td><td></td></c<t<>	anowed	
	Cracks on contact side	a			b		
		3m	m		T/2		
		2mm T/2 <b<t< td=""><td></td><td>Moy 5</td></b<t<>					Moy 5
Glass		C shall b area	e not	reac	h the seal	Max. 2 cracks	Max. 5 cracks allowed
Cracks	Cracks on non-contact side	a			b	allowed	
		3m	m		T/2	-	
		2m	2mm		T/2 <b<t< td=""><td></td><td></td></b<t<>		
		C 0.5n					
		d SW/	3				
	Corner cracks	e<2.0mm	n^2			Max. 3	
	f		n ²			cracks allowed	

Inspection item and criteria for appearance defects (continued)

Appendix B

Inspection items and criteria for display defects

Items	Contents	Criteria						
Open segmen	nt or open common	Not permitted						
Short		Not permitted						
Wrong viewi	ng angle	Not permitted						
Contrast radi	o uneven	According to	According to the limit specimen					
Crosstalk		According to	the limit specimen					
		Not counted	Max.3 dots allowed					
		X<0.1mm	0.1mm X 0.2mm					
Pin holes		X=(a+b)/2						
and cracks in segment	→ ►] <	Not counted	Max.2 dots allowed	allowed				
(DOT)		A<0.1mm	0.1mm A 0.2mm D<0.25mm					
Diask spot		Not counted	Max.3 spots allowed					
Black spot (in viewing area)		X<0.1mm	0.1mm X 0.2mm					
urcu)		X=(a+b)/2	I	Max.3 spots				
Black line		Not counted	Max.3 lines allowed	(lines) allowed				
(in viewing area)		a<0.02mm	0.02mm a 0.05mm b 0.5mm					

Appendix B

Inspection	items an	d criteria	for d	lisplay	defects ((continued)
moperation				- program		(••••••••

Items	Content	Criteria		
Transfor- mation of segment		Not counted	Max. 2 defects allowed	
		x < 0.1mm	0.1mm x 0.2mm	
		x=(a+b)/2		
		Max.3 defects		
		Not counted	Max. 1 defects allowed	allowed
		a < 0.1mm	0.1mm a 0.2mm D>0	
		Max.2 defects allowed 0.8W a 1.2W a=measured value of width W=nominal value of width		